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Abstract 
NONLINEAR DSP - A HARDWARE IMPLEMENTATION 
David A. Huff man 
This thesis presents a hardware implementation to the problem ·of finding the 
solution to a nonlinear network through an integral equation approach. The tech-
nique adopts a unique modelling scheme to be applied to all .nonlinear devices in 
the network by creating nonlinear sources with a correspondi'ng conductance or 
reactance in the place of each device. Such a method is used to preserve the net-
work topology. Instead of writing state equations based on the reactive components 
found in the circuit and integrating through the time domain which is the common 
method, the integral equation approach allows ·for faster convergence and proves 
less mathematically intensive. 
1 
Introduction 
The difficulties associated with the. generation of state space descriptions of 
nonlinear circuits and their computationally intensive algorithms needed to solve 
them have many researchers searching for alternatives. Integral equation ap-
proaches such as a Volterra series are among the most successful approaches to 
the problem. Both time and frequency domain algorithms have been developed in 
order to simulate these networks more efficiently [3-5]. 
The main goal of this paper is to present a hardware design approach to a 
newly developed method for solving nonlinear circuits based on the integral equa-
tion approach [1 ]. The paper initially discusses classical methods for solving linear 
circuits so that the reader is able to understand exactly how computer software is
 
able to simulate simple circuits before dealing with the more complex nonlinear ap-
proaches. 
Following. the chapter on linear circuits, Chapter 2 is dedicated to the simula-
tion of nonlinear circuits using linearization about an operating point which is the 
conventional method used by various simulators such as SPICE. A simple example 
is also presented. 
Chapter 3 introduces the modelling technique to be used for each nonlinear 
element in a given circuit. The modelling technique is applied to a simple nonlinear 
circuit to show how the vector--matrix integral equations are derived. In order to use 
a computer for simulation purposes, the integral equations are then written in the 
discrete time domain. The solution to the discrete convolution sums and the tran
-
scendental equations that result from this method are then discussed. 
2 
Besides being less computationally expensive, the new modelling methodol-
ogy has other advantages. The overall network topology for the entire circuit is pre-
served even if all nonlinear sources are turned off. The modelling is also capable 
of removing certain impasse points from the nonlinear circuit. Chapter 4 gives an 
example of such a circuit. 
Finally, Chapter 5 presents the hardware that was designed and constructed 
to be used in conjunction with a linear DSP chip to find the real time solution to a 
nonlinear circuit. 
3 
CHAPTER 1.0 Vector-Matrix Equations for LTI 
Systems 
There are several ways to describe linear time-inv
ariant systems. Among 
them are differential equations, transfer functions, 
state diagrams and state transi-
tion equations. The state transition equations are
 a set of first-order differential 
equations derived from the state variables in the n
etwork. The state variables for 
a given network are _based on the the energy-storing
 elements, i.e. capacitors and 
inductors. The amount of charge accumulated on t
he plates of a capacitor or the 
amount of flux stored as a field through an inductor d
etermine the "state" of that ele-
ment at.any given time. The voltage across. the cap
acitor and current through the 
inductor are the state variables of the system. The
 charge or flux could also be the 
state variables depending on how one wants to desc
ribe the system. This is known 
as the reactance extraction method. 
By placing the state equations in a vector-matrix form
, it is possible to solve 
these equations simultaneously. This type of analys
is wilrtie in closely with the solu-
tions of nonlinear networks to be discussed in deta
il in later sections. It is important 
for the reader to thoroughly understand the state-vari
able analysis of linear systems 
before attempting to tackle the more involved nonline
arapproach. A state-variable 
analysis example for LTI systems follows. 
The circuit in Figure 1.1 is a linear time-invariant s
ystem with two energy-
storing elements, Land C. By monitoring the voltag
e across the capacitor and the 
cu_rrent through the inductor, it is possible to determin
e all of the other node voltages 
and branch currents at any given time by straightfo
rward application of Kirchoff's 
Laws. 
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R1 R2 Y2 
+ 11 
> 
U(t) L C 
Figure 1.1 - LTI System With Two Energy-Storing Elements 
By applying Kirchoff's Current Law to the network and substituting the differ-
ential equations used to describe the reactive components, it is easy to obtain the 
following state equations: 
-R1R2 R1 
X1 - X1 + - X2 + 
C(R1 + R2) L(R1 + R2) 
R2 
+ . u 
L(R1 + R2) Eq 1.1 
-R1 1 
X2 - X1 - . X2 - C(R1+R2) C(R1 + R2) 
1 
+ u 
C(R1 + R2) Eq 1.2 
where x1 = i2 and x2 = V 2. 
This is the vector-matrix form of 
5 
x=Ax+Bu Eq 1.3 
which is common to all linear time-invariant circuits with reactive components. 
Using R1 = R2 = 1 n. , C = 1 F, and I= 1 H, equations 1.1 and.1.2 can be rewritten 
as 
1 1 1 
X1 = - -X1 + -X2 + - U 2 2 2 Eq 1.4 
1 1 1 
x2 = - 2x1 - 2x2 + 2 u, such that 
1 1 1 
--
A 2 2 B 
2 
-
-
-
' 
-
. 
1 1 1 
-
-- --
2 2 2 Eq 1.5 
If the output were taken as the current through R1, i1 would be solved for as 
u - Li2 
. 
l1 - ----R1 Eq 1.6 
The resulting output equation is 
R2 1 1 
i1 - -,;_._-i2 - V2 + u 
R1 + R2 R1 + R2 R1 + R2 
Eq 1.7 
Letting YI = i 1, x1 = i2, and x2 = v2, equation 1.6 becomes 
1 1 1 
YI = -x1 - -x2 + -u. 
2 2 2 Eq 1.8 
This is the vector-matrix form 
6 
y = Cx + Du Eq 1.9 
where y is the vector of all the output variables to be observed in the circuit. The 
output equations along with the state equations for the system make up the dynamic 
equations of the network. Once the state equations have been obtained, the next 
step is to solve the differential equation explicitly for x(t). 
Solving only the homogeneous portion of equation 1.3 and neglecting the 
forcing function for the time being, the equation can be written as 
x(t) = A x(t) Eq 1.10 
The state transition matrix is defined as the matrix which satisfies this equa-
tion. Let </>(t) be the state transition matrix, then 
d</J(t) = A<j>(t). 
dt 
The only function which exhibits this property is the exponential function, so 
assuming a solution 
Eq 1.11 
it is easy to show that 
dt Eq 1.12 
If x(to) denotes the initial state at t = to (which incidentally specifies the entire his-
tory of the network), then x(t) is given by 
7 
x(t) = </>(t - to)x(to), t > to Eq 1.13 
An alternative method for solving for </>(t) is to take the Laplace tran
sform 
of both sides of equation 1 .1 O giving 
sX(s) - x(t0) = Ax(s ). Eq 1.14 
Solving explicitly for x(s) and taking the inverse Laplace transform, eq
uation 
1.14 becomes; 
t > to Eq 1.15 
where </J(t - to) = L-1[(sl - A)-1 ] t > to and I is the identi
ty matrix. 
The solution to the linear non homogeneous state equ
ations, ( i.e. the state 
with the forcing function) can be solved similarly by Laplace transfo
rming equation 
1.3 giving 
sX(s) - x(t0) = AX(s) + Bu(s) Eq 1.16 
X(s) = (sl - A)-1x(t0) + (sl - A)-
1Bu(s) Eq 1.17 
The last term in equation 1.17 shows a multiplication in
 frequency which cor-
responds to a convolution in time. Taking the inverse La
place transform of equation 
1.17gives 
I 
x(t - to) = x(to')</>(t - to) + f </>(t - to - r)Bu( r)dr, t > to. Eq 1.1 a 
to 
The first term is the response due to initial conditions
 in the circuit and the 
second term is the response due to the input(s). 
8 
In order to demonstrate the solution of an LTI system using this method, the 
circuit in Figure 1.2 will be used. 
R1 L . 
le 
• • 
+ 
X1(t) 
+ 
u(t) 
i2 • 
R2 
Figure 1.2 - LTI Example Circuit 
The state equations for the voltage across the capacitor (x2(t)) and the cur-
rent through the (x 1 (t)) inductor, are 
Eq 1.19 
Eq 1.20 
Using the previous values for the component gives 
Eq 1.21 
-1-1 
-
1 -1 
1 
0 u(t) 
x(t) Ax + Bu 
The state transition matrix </J(t - to) is found using only the A coefficients ma-
trix indicating that it does not depend on the inputs. The state transition matrix satis-
9 
fies the homogeneous solution to find the state of t
he network from t = O to some 
time t = t0 due to the initial conditions on
ly. In order to find <J>(t - t0), the 
(sl -A)-1 must first be determined. 
sO -1-1 s+l 1 
sl-A - Os 
-
1 -1 -1 s+l 
I s + 1 
<J>(s) = (sl -A)-1 = ---(s + 1 )2 + 1 - 1 s + 1 
I 
s + I 1 
(s + 1 )2 + I (s + I )2 + 1 
Eq 1·.22 
-
-
-1 s+l 
(s + 1 )2 + I (s + 1 )2 + I 
<J>(t - to) is found by taking the inverse Laplace Transform of 1.22
 yielding 
s+I 1 
</J(t-to) = L-1 
(s + 1 )2 + 1 (s + 1 )2 + 1 
-1 s + 1 
(s + 1 )2 + 1 (s + 1 )2 + 1 
</J(t- to) -
e-<t-to)·cos(t - to) e-<t-to) sin(t - to) 
- e-(t-to) sin(t - to) e-<t-to) cos(t - to) · 
Eq 1.23 
10 
Referring to equation 1 .18, x(t - to) can finally be expr
essed as 
x(t- to) -
e-(t-lo) cos(t - to) e~(l-lo) sin(t - to) x(to) + 
- e-(t-to) sin(! - to) e-(t-to) cos(t - to) 
l 
J 
lo 
e-(t-to-r) cos(t - to - -r) e-(t-tcr-r) sin(t - to - r) 
- e-(l-lo-r) sin(! - to - r) e-(t-lo-f) cos(t - to - r) 
for t > to. 
6 u(t)dr, 
Eq 1.24 
Letting u(-r) be a step function ( = 1) and evaluating the i
ntegral yields x(t - t0) in 
closed form, 
e-(t-to) cos(t- to) e-<t-to) sin(! - to) 
x(t - to) = x(to) 
- e-(t-lo) sin(! - to) e~(t-to) cos(! - to) 
+ 
1 1C 
..,_ - cos t - to + - e-<
1
-
10) + .5 
Ji 4 Eq 1.25 
for i > to. 
If the circuit has no energy stored in it at t = to, 
x(to) = 0, and the current through 
the inductor x1 (0) and the voltage across the capacitor 
x2(0) are both equal to zero 
as expected. As t -+ oo, the exponential app
roaches zero, the current equals .5A 
and the capacitor voltage equals .5V. 
11 
A circuit simulator such as SPICE does not find the closed-form expression 
for the state variables and then evaluate the expression over time to give the node 
voltages and branch currents. This would be very time consuming if not impossible 
in certain instances such as circuits involving nonlinear elements. Instead, the simu-
lator generates the state equations and output equations in the vector-matrix form 
and integrates the expressions through the time domain. Integrating both sides of 
1.3 gives 
t 
x(t - to) - f (Ax+ Bu)dr + x(to) t > to. Eq 1.26 
Just for the sake of example, a simple Euler Iteration will be used to step 
through the integration of X(t - to) to obtain x(t - to) . (an actual simulator uses 
more sophisticated integration techniques). x(to) must first be determined to give 
a starting point for integrating. (The simulator calls this the DC operating point). 
Once x(t
0
) has been determined, x(t1) can be approximated from the following 
. 
expression, 
Eq 1.27 
Figure 1.3 shows what is taking place. Since X(t - t0) is the slope of 
x(t - to) for all t, simply following the slope with a linear approximation produces 
the curve X(t- to). Notice that the accuracy of the method depends on the step 
size, lit, and that any error, f (t - to) = x(t - t0) - i(t - to), will also be inte-
grated over time. 
12 
E (t- to) 
/ x(t-to) 
-_..._~ 
I I I 
I I 
I I I I 
I I I I I 
Figure 1.3 - Plot of Euler Integration 
In order to perform the same technique with a 2--dimensional vector, the state
 
equations can be written as 
and the expression ·for discrete-time integration becomes 
x1(k+l) =x1(k)+ lf1(x1(k), x2(k), u(k))]~t, 
x2(k + l) = x2(k) + Lf2( x1 (k), x2(k), u(k)) ]~t, 
substituting gives 
x1(k + I) = x1 (k) + [. - x1(k) - x2(k) + u(k) ]flt and, 
Eq 1.28 
Eq 1.29 
Eq 1.30 
Eq 1.31 
Eq 1.32 
Eq 1.33 
with u(k) = 1 and x1 (0) = x2(0) = 0, the output x(t- t0) appears in Figure 1.4 as 
k is stepped from O to 500 with flt = .01. 
13 
CURRENT/VOLTAGE RESPONSE 
.8 ------------------------
.8 ·-·-· -... ·-· -· ·-·- ,. - ,..._, ,. ·-· '. - ···--·- - ..... ---··-- ·-··-··----· ··--··----· -- ·-·-···-·-· --·---· 
.4 . - .... __ ... -.~~.-- ... ····-··----· - -·····---- .. ·---------·-- .. ______ ----··------· --·--
.2 ·---- ---- - --------·--·-·----~------·- .·-------------
QI..L__ ______________ ---,-___ __.. 
TIME 
figure 1.4 - CurrenWoltage Response of LTI Circuit 
CHAPTER 2.0 Vector-Matrix Equations for Nonlinear Systems 
Chapter 1 provided a single approach to the solution of the lineartime-invari-
ant systems. The majority of electrical circuits that need to be analyzed, however, 
have nonlinear circuit elements. ·Each nonlinear device-, be it a diode, transistor, etc. 
has a dependence on a controlling parameter such as voltage, current, charge or 
flux which is not linear over the entire domain. 
Some devices are only nonlinear outside of a certain region. An operational 
amplifier, for example, will remain linear until the output saturates when it reaches 
the supply rail. 
Using reactive extraction again, a nonlinear system can be represented in 
the .following general form, 
x(t) = f (x(t), u(t), t) ' 
y (t) = g ( X ( t), y ( t), t) . 
Eq 2.1 
Eq 2.2 
Equation 2.1 represents the state equations and equation 2.2 represents the 
output equations. 
In order for a simulator like spice to integrate the solution over time, a linear 
approximation is made to the nonlinear circuit at each operating point before the 
next time step. Initially, the simulator opens all capacitors and short circuits all induc-
tors to find the DC operating point based on the sources at t = 0. All the branch cur-
rents and node voltages are then used to determine the initial conditions of the en-
ergy-storing elements. The simulator then makes its linear approximation, takes a 
time step, then c_hecks to see if the linear approximation was valid within some error 
tolerance based on Kirchoff's laws. If it was not, the simulator goes back to the pre-
15 
vious operating point and decreases the time step un
til the approximation is satis-
factory. 
One can think of an operating point as a purely resist
ive circuit (where nonlin-
ear devices have been linearized about that point) with voltage 
sources taking the 
place of capacitors and current sources taking the pl
ace of inductors. An oversimpli-· 
fied simulator might have the flow chart shown in F
igure 2.1. 
The linear approximation is a Taylor series expans
ion of the state equations 
given in equations 2.1 and 2.2 with the higher orde
r terms truncated. 
The Taylor series expansion for some function, f(x) about some poin
t on the 
curve f(a), is given by 
oo fk)(a) f, (a) ~ k! (x-ai=J(a)+f(a)(x-a)+ 2,·(x-a)2+ ... Eq 2.3 
Equation 2.1 would have a linear approximation giv
en by 
n 
. 
~ a.fi(x, u) 
Xi = .fi(x0 , uo) + L · ~J 
J=l axj 
Xo, Uo 
p . 
+ L afi(x, u) j=l au) Au· J 
Xo,Uo 
Eq 2.4 
where n is the number of energy storing elements a
nd p is the number of sources. 
This can be expressed in the "pseudo-linear" vect
or-matrix form as 
x ~ f(xo,uo) + A*Ax + B*Au Eq 2.5 
16 
Start 
Find DC 
Operating Point 
Make Lin~ar Approxima.tion to. Nonlinear 
C1rcu1t at operating point 
Decrease Time Step 
~t 
~t=-
2 
No 
Time step 
~t 
Calculate New 
Operating Point 
Are 
Kirchoff's 
Laws Satified 
Within some 
Error Tolerance 
Yes 
Yes 
End 
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No 
where, a/1 iJ/1 af1 
-· 
... 
dXt iJx2 dXn 
· af2 iJ/2 af2 
-
... 
A* dX1 
iJx2 dXn 
-
-
• • 
• • 
• • 
afn afn afn ... 
ax1 ax2 axn Eq 2.6 
a/1 a/1 a/1 
au1 au2 aun 
a/2 a/2 a/2 
... 
B* au1
 au2 dUn 
-
- • 
• • 
afn afn afn ... 
dU1 au2 dUn Eq 2.7 
The term "pseudo - linear" is used since th
e elements of A* and B* could 
be time-varying. 
To illustrate and clarify this methodology, the c
ircuit in Figure 2.2 will be used. 
The diode will be described as. a voltage-co
ntrolled nonlinear device. 
The equation describing the current through
 the diode as a function of the 
voltage across it is given by 
y 
iD = f( V) = I 5( e vr - I ) . Eq 2.8 
To simplify calculations, the current will be 
approximated as 
18 
+ 
+ V -
+ 
u(t) R 
c_ 
Figure 2.2 ~ Circuit With Voltage-Controlled Device 
Again, the state equations are generated based on Kircho
ff's Laws. 
iD = f(v) = fiu(t) - x1 (t) J, and 
X1 (t) 
l2 - R , 
ic = Ci1 (t). 
Eq 2.9 
Eq 2.10 
Eq 2.11 
Eq 2.12 
Eq 2.13 
Substituting equation 2.11, 2.12, and 2.13 into 2.1 O and so
lving i 1 (t) gives 
19 
. () 1 () fiu(t). -X1(t)] 
X1 l = --X1 l + -------CR C ' Eq 2.14 
[ w(1}-x1 (1)] 
1 Is e vT 
i1(t) = --x1(t) + ---
CR C Eq 2.15 
In order to set up the linearized vector- matrix equations, A*, and B* are 
solved as 
A* _ af __ - l 
ax1 CR 
I (w(1}-x1 (1)] s -'--" '--
- --e VT ' 
Vr 
ar Is [w(1)-.t1(,)1 
B* - __ 'J = --e VT 
au1 Vr 
and 
Eq 2.16 
Eq 2.17 
The state equations can now be expressed 1n the 
i(t) = f(xo,uo) + A* ~x + B* ~u form. 
_ } [w<1) x1(1)] 
i1 (t) = f(x1 (to), u(to)) + - - e VT CR 
I [w(1)-x1(1)] 
+ -
S V e T ~u(t) 
Vr Eq 2.18 
where f(x 1 (t0), u(t0)) is the operating point where the linearization is being calcu-
lated, ~ x 1 (t) = x1 (to + ~t) - x1 (to) , and ~ u1 (t) = u1 (to + ~t) - u1 (to) . 
In this particular case, however, a linearization about each operating point 
·is unnecessary since an explicit function for the linearized x(t) can be found. For 
devices which enter different regions of operation, such as a transistor, the slope at 
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every time instant would not be governed by an explicit linearized state equati
on for 
all time. 
lfR=C=1, u(t) = sin2.7rt, flt= .01, u(O) = x(O) = 0, Vr = IOmV, 
and Is = 10-10 A , and applying the same integration technique used for the lin
ear 
case, an output waveform can be observed. Figure 2.3 shows the voltage resp
onse 
to a sinusoidal input. 
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Figure 2.3 - Output Voltage Response of Peak Detector Circuit 
CHAPTER 3.0 A Novel Approach To The Solution Of A Nonlinear Circuit 
As one can see from the example involving the state variable solution of a 
nonlinear circuit, the an_alysis is very mathe·matically intensive. (And this example 
only had a single nonlinear element!) To reduce this burden, D.r. Douglas Frey of Le-
high University in Bethlehem, PA. has developed a new approach to the solution of 
nonlinear networks. [2] 
This method breaks up a 2-terminal nonlinear device into an associated non-
linear source and a linear element. Figure 3.1 shows the general configuration. 
+ 
or 
V = f (i) 
Figure 3.1 - Modelling Scheme 
The choice of which nonlinear source to use and the nature of the linear element 
(resistor, capacitor, or inductor), depends on the controlling parameter and what is 
being controlled. If the nonlinear device is a nonlinear resistor, inductor, or capaci-
tor,, then the linear modelling element is a linear resistor, inductor or capacitor re-
23 
spectively. The nonlinear source will be a current source if current is being controlled 
or a voltage source if voltage is being controlled. 
The various .nonlinear devices are: a voltage-controlled resistor (VCR), a 
current-control.led resistor (ICR), a charge-controlled capacitor (QCC), a voltage-
controlled capacitor (VCC), a flux-controlled inductor (FCI), and a current-con-
trolled inductor (ICI). If the nonlinear function is separated into a constant term, lin-
ear te.rm, and a nonlinear term, then the six combinations mentioned above can be 
expressed as: 
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1. v, = R(i) = V0 +RL i + RN(i) [/CR]
 Eq 3.1 
2. iR = R(v) = 1·0 + GL v + GN(y) [VCR
] Eq 3.2 
3. 
q " . 
Ve = C(q) = V0 + - +CN(q) CL 
V0 + v' + CN(v') [QCC] 
where v' = .!L and CN(v') = Ctv(CL v'~ CL Eq 3.3 
d d 
ic = CL-V + -CN(v) dt dt 
[VCCJ Eq 3.4 
5. 
<P ~ 
ii = L(</J) = /0 + LL + LN(</J) 
= f O + i' + LN(i') [FCL] 
6. </J -· L(i) = </Jo + Li + LN(i) 
d . d L (') 
VL = L-z + - N z dt dt . 
[/CL] Eq 3.6 
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Notice that all of the nonlinear elements can be written in terms of voltage or 
current (or time derivatives of voltage or current) controlling voltage or current. Flux 
and charge are eliminated from the equations. 
One of the advantages to the modelling scheme is that the new linear network 
with nonlinear dependent sources allows one to use the basic linear techniques of
 
superposition and convolution to solve for the branch currents and node voltages. 
The following example wiil clarify the modelling and demonstrate how the 
network equations will be written. Consider the circuit in Figure 3.2 with two VCRs. 
u(t) R C 
Figure 3.2 - Example of a Nonlinear Circuit 
The nonlinear components are first modelled according to Figure 3.1. This 
is shown in Figure 3.3. 
The linear response across r1 and r2 will be described first. Open circuiting 
I\ I\ 
/1-Cx1) and !2(x2) gives the circuit in Figure 3.4. 
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C 
u .R 
Figure 3.3 - Nonlinear Circuit with Modelled Nonlinear Device 
+ X1 -
R 
u 
Figure 3.4 - Linear Portion of Circuit 
The voltages across r1 and r2 are 
X1 = r1 U 
respectively. 
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C 
Eq 3.7 
Eq 3.8 
The response due to the nonlinear sources are f
ound by open-circuiting the 
independent current source, u, and finding the v
oltages across r1 and r2 due to 
fl fl 
!1(x1) and !2(x2). The circuit will appear as in Figu
re 3.;5. 
+ 
R 
fl 
/(xi) X1 
C 
+ 
Figure 3.5 - Nonlinear Portion of Circuit 
The voltage response due to nonlinear sources a
re 
x2 .:_ - r2 II 
1 fl 
R + - f(x2) 
sC 
By superposition the total response due to all so
urces is given by 
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Eq 3.9 
Eq 3.10 
I\ 
x1 = r1u - r1 f(x1) Eq 3.11 
Eq 3.12 
This is the vector-matrix form of 
I\ 
x = Au + B f(x). Eq 3.13 
I\ 
Note that f(x) ~ f(x). The contribution to x from the linear component in the 
nonlinear model will effectively have to be "subtracted out" by pre-adjusting the non-
linear source's 1-V curve. Its charateristic curve is shown in Figure 3.6. 
I 
V 
Figure 3.6 - Ideal Diode 1-V Curve 
The linear resistor, r1, would have the characteristic curve shown in Figure 
3.7. 
Subtracting the linear resistor's 1-V curve from the diode's 1-V curve yields 
I\ 
the 1-V curve for f(x1) shown in Figure 3.8. 
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1 
Figure 3.7 - Resistor r's 1-V Curve 
I 
V 
Figure 3.8 - Ideal Diode 1-V Curve 
Any negative voltages across the model would result in the dependent cur-
rent source supplying just enough current to cancel the resistor's contribution with 
a net contribution of zero amperes to the remainder of the circuit as shown in Figure 
3.9. 
In the negative region of the model one might also think of the dependent cur-
rent source as a negative resistor in parallel with a positive resistor of equal value. 
The equivalent resistance is then 
ry 
r1 \\-r1 - -- - 00 Eq 3.14 
Notice that equation 3.13 is not a state equation derived from reactance ex-
traction. Rather, a nonlinear device extraction has been performed in order to find 
its controlling parameter's value at a given time instant. 
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i=O 
... 
. V 
z2=-
r1 
. V 
z2 =-
r1 
~ 
+ -V 
i = 0 
... 
Figure 3.9 - Non Linear Model in the Negative Voltage Region 
The circuit's output equations will have a similar vector - matrix representa-
tion expressed as 
I\ 
y = C u + D f(x). Eq 3.15 
Notice also that A, B, C, and Dare linear operators rather than simply coeffi-
I\ I\ 
cients. Au, Bf(x), Cu, and Df(x) represent a convolution in the time domain. 
Once the network equations have been written in the form of equation 3.15, 
I\ 
the next obvious step is to devise a way to solve for f(x) at each time instant. From 
that knowledge, the convolution integral for the output equations can be evaluated. 
Equation 3.13 is first expressed in its integral equation form in the continuous time 
as shown in equation 3.16. 
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l l 
x(t) = f a(t - r)u(r)dr + f b(t-r)}cx(t))dr, fort > 0. 
o o Eq 3.16 
Where a and bare linear impulse responses seen across the model's linear 
element due to either the independent source or the nonlinear dependent source 
respectively. Since the first integral has all known values up to time t, this term will 
be designated v( t ). 
In order, to use this method in computer simulations, equation 3.16 should 
be rewritten as a convolution sum in discrete time as 
n 
x(n) = v(n) + I b(n - k} }(x(k)). 
k=O 
Starting at n = 0, equation 3.17 would become 
I\ 
x(O) = v(O) + b(O) f(x(O)), 
. I\ 
Eq 3.17 
Eq 3.18 
b( 0 ) and v( 0 ) are known and x( 0 ) and h(O)/(x(O)) are unknown . This is a tran-
scendental equation with the number of roots depending on how the model is de-
scribed. The only way to solve this type of equation is satisfied it within some error 
tolerance. Newton's method would .be an example of such an iterative approach. 
Moving into the next time instant, n = 1, equation 3.17 would be 
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1 
x(l) = v(l) + I b(l -k)}(x(k)), or 
k=O 
I\ I\ 
x(l) = v(l) + b(l )f(x(O)) + b(O)f(x( 1 )). 
Eq 3.19 
Again the only unknown values are the present output of the nonlinear de-
pendent source and its controlling parameter's value at that time instant. Equation 
3.17 can be split up into its respective known and unknown quantities as 
n-1 
x(n) = v(n) + 2,. b(n -k)}(x(k)) + b(O)f(x(n)). Eq 3.20 
k=O 
Since b(O) is a constant, it will be designated as k. The rest of the known terms can 
be lumped into a single stored value, y. Now equation 3.20 can be simplified as 
I\ 
x(n) = y(n) + kf(x(n)). Eq 3.21 
The block diagram in Figure 3.10 describes the flow of information in a two-
part cycle. 
During CD, the current linear convolution sum is added to the previous non-
linear convolution sum (the present value of f(x{n)) is initially zero) to give a close 
guess, y(n), as to what x( n) will be. This close approximation is sent to the nonlinear 
equation solver to find the actual x(n) which salifies equation 3.21 within some error 
tolerance. 
During G), bis updated with its last term in the convolution sum and x(n) 
I\ and f(x(n )) are available for the output equations at that time instant. 
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G) 
u(n) 
I\ 
f(x(n)) 
® 
a 
b 
Nonlinear 
Equation 
Solver 
v(n) 
Figure 3.1 O - Nonlinear DSP Flow Diagram 
x(n) 
Notice that u(n) remains fixed during both G) and® until bis updated. 
The next. time step can now be calculated. 
In order to decrease computation time, a relaxation technique 
can be applied 
so that u(n) can be constantly updated. If the circuit is weakly nonlinear, i.e. the cir-
cuit does not exhibit great deviation from a linear approximatio
n, then the guess to 
x(n) (y(n)) that is passed to the nonlinear equation solver can be assumed "close 
enough" to use for the output equations. The exact solution to
 x(n) will always lag 
one time step. The. block diagram is shown in Figure 3.11
. Other relaxation 
schemes are presented in [2]. 
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u(n) 
" f(x(n -1)) 
Delay 
" f(x(n)) 
a 
b 
Nonlinear 
Equation 
Solver 
y(n) ~ x(n) 
y(n) 
Figure 3.11 - NDSP Flow Diagram for Weakly Nonlinear Circuits 
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CHAPTER 4.0 The Impasse Point Problem 
Another added advantage to this new modelling scheme is that by preadjust-
" ing J(x) correctly, circuits which would otherwise possess impasse points can be 
solved more easily. Take for example, the circuit in Figure 4.1. 
R L 
u(t) V 
Figure 4.1- Circuit with a Tunnel Diode 
The voltage-controlled resistor in this case is a tunnel diode with its charac-
teristic curve given by the following equation, 
i = f(y) = 6v - 4.5v2 + v3. Eq 4.1 
The actual 1-V curve is shown in Figure 4.2. 
By summing the voltages around the loop and setting them equal to zero, a 
state equation for the system based on the current through the inductor can be 
solved, 
u - Rii - Lil - v = 0 
Eq 4.2 
Solving for i~ yields, 
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I 
Figure 4.2- Tunnel Diode Characteristic Curve 
Eq 4.3 
However,. f 1(iL), does not exist in this case so an alternative state equation 
must be found. By taking the time derivative of equation 4 .. 1, a state equation based 
on the voltage across the nonlinearity can be derived: 
iL = f ' ( V) V 
Substituting equation 4.4 into equation 4.2 and solving for v gives 
V - l · l ( U - V - Rf( V) ) 
L f '(v) 
Eq 4.4 
Eq 4.5 
Equation 4.5 still does not provide a solution over the entire domain. When 
f (v) = O, the change in the voltage across the diode becomes infinite. This im-
passe point would force a simulator to quit unless some parasitic capacitance (or 
inductance depending on the situation) is modelled into the device. 
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By using the newly developed method being presented in this paper, this kind 
of problem can be avoided. If the nonlinearity is given by equation 4.1, then the slope 
of nonlinearity at any given voltage will be given by 
f '(v) = v2 - 6v· + 8, Eq 4.6 
with the zeros occurring at v = 2vand v ~ 4v. By having to "subtract out" the linear 
I\ 
portion of the model, f(v) , the nonlinearity's negative slope can be eliminated. Fig-
ure. 4.3 illustrates this point. 
The value of r associated with a single zero slope can be found by taking 
equation 4.6 and completing the square. Once this is done, only asingle zero occurs 
at v = 4 by adding in a conductance of 9 Q-1 , or a resistance of r = .111 Q into the 
model. 
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I 
V 
I 
V 
I 
V 
/(v) 
V 
r 
" V f(v) = f(v) - -
. r 
Figure 4.3- Use of Model's Linear Device to Prevent Impasse Points 
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CHAPTER 5.0 A Hardware Approach To Finding The Real Time Solution To 
A Nonlinear Network 
In order to fully implement the nonlinear DSP shown in Figure 3.10 in real 
time, itis necessary to have a fast digital signal processor as well as a fast nonlinear 
equation solver. 
The processor chosen to perform all of the necessary linear convolution 
sums was AT& T's WE DSP32C Digital Signal Processor. This 50 MHz device offers 
incredible speed which makes it the ideal chip for real time applications. The 
0SP32C is capable of executing 25 million 32-bit floating-point operations per sec-
ond ( 25 M_FLOPS ). 
AT&T supports the 0SP32C with software and hardware tools. Hardware 
tools include a DSP32C development system made up of five products. 
• 0SP32C Software Development Card 
• DRAM Expansion Card 
• PCBus Interface Card 
• 0SP32C Emulator Card 
• Multi-Emulator Interface 
The DSP32C software development card which was all that was needed of 
the development system for this particular application is shown in Figure 5.1. 
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Figure 5.1 - The DSP32C Development 
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The development card samples the analog inpu
t, u(n), and calculates y(n) 
based on the previously stored convolution sum
s. y(n) is then passed to the nonlin-
I\ 
ear equation solver (NES) board were f(x(n)) is calculated
 and returned to the DSP 
board in order to update the register and calcu
late the output y(n) from x(n). A 
block diagram of the system is shown in Figure
 5.2. The IBM PC provides the user 
interface to download the DSP code into the d
evelopment card. 
Previously, a Newton's iteration subroutine wa
s used to solve Equation 3.21 
I\ 
for f(x(n) ). The algorithm proved slow, so a hardware algo
rithm was designed and 
constructed to find the solution faster. The NES 
board block diagram is shown in Fig-
ure 5.3. 
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NES Board 
0SP32C 
DEVELPMENT 
CARD 
IBM PC 
WAVE FORM 
GENERATOR 
Analog.___ ____ _ 
In 
.....-----1-. OSCILLOSCOPE 
Analog 
Out 
Figure 5.2 - NDSP System Block Diagram 
Once the DSP32C has finished procedure y(n), it places this 8-bit va
lue on 
the upper byte of the parallel 1/0 port (PIO) which is latched by the NE
S board. y(n) 
is converted into an analog signal which apears at the p
ositive terminal of the com-
parator. If the positive terminal voltage is higher than th
at of the negative terminal, 
the successive approximation register toggles its most
 significant bit. 
This is the first approximation to x(n) which selects the corre
sponding value of 
I\ 
f(x(n)) that was previously mapped into the EPROM. f(x(n)). is mu
ltiplied by k 
when it is converted back to an analog signal by using 
a multiplying DIA converter. 
I\ 
The analog kf(x(n)) is then subtracted from the analog x(n) to g
ive the first 
guess to y(n) at the negative terminal. The two values are again comp
ared until all 
I\ 
8 bits have been de·cided. f(x(n)) is then latched and read fro
m the bus by the 
DSP32C. The actual schematic for the NES board is sho
wn in Figure 5.4 a and Fig-
ure 5.4 b. 
42 
y(n) 
I\ 
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Figure 5.3 - NES Block Diagram 
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The D flip-flops provide the timing for the PIO read cycl.e. The associated tim-
ing is shown timing is shown in Figure 5.5. 
NES Clk 
PINT (0) ___ __, 
PACK (I) 
---
---
-
PGN (I) 
PDB (1/0),,_ ________ ( Data out)~---
Figure 5.5 - PIO Read Cycle 
After y(n) has been calculated, it is placed in the parallel data register and 
the processor sends PINT (processor interrupt) high. This signal gets clocked 
though the first D flip-flop and returns PACK (processor acknowledge) back to the 
DSP32C to let it know that the NES board is ready to accept data. That same inter-
rupt is clocked through the next D flip-flop to produce PGN (processor read enable) 
which tells the 0SP32C to place the data onto the bus. The signal is clocked through 
the final D flip-flop which clears all of the flip-flops and latches the data. 
Once the NES board has converged on the solution (as previously dis-
cussed), the SAR asserts the CC (Conversion Complete) signal which latches the 
A 
8-bit value of f(x(n)) onto the bus and triggers the monostable multivibrator which 
pulses the PWN (processor write enable) line according to the timing requirements 
of the 0SP32C in order to write the byte to the processor. The PIO write cycle is 
shown in Figure 5.6. 
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PWN (I) 
PDB (1/0)_.-------( Data ou1 )>-----
Figure 5.6 - PIO Write Cycle 
The parallel address bus (PAB) is hardwired "011
" which only selects the up-
per byte of the parallel data register (PDR). 
The time that it takes for the converge
nce to occur is dependent upon the 
speed of the SAR. Experimentally, a 6 M
hz clock was used which allowed the SA
R 
to make its digital approximation in 2 use
c. Also, the SAR would not start its conv
er-
sion process until 4 clocks cycles .had 
passed from the time the data was latc
hed. 
This was done to allow the DA0800 0/
A converter time to settle to better than
+ 1 /2 
LSB of its final value. This amounted t
o 333 ns of additional time. 
This convergence time would be a const
ant for all inputs to the board no mat-
ter how far·from the correct answer th
ey(n) guess was. This was not the case for 
the Newton's algorithm subroutine which
 was programmed into the 0SP32C dev
el-
opment system. In that case, the se
lection of the linear modelling compon
ent 
proved critical to convergence time; he
re it is not. 
If necessary, the NES board!s convergen
ce time could further be reduced by 
adding circuitry to force the SAR to stop
 conversion after 8-bits rather than 12 
( the 
last four bits are ignored). Faster data convers
ion products and SAR's are also 
available. 
In order to test the Nonlinear Equation 
Solver board, separate circuitry had 
to be designed due to the fact that the 0S
P32C development system was defecti
ve. 
An RS232 serial interface between an IB
M compatible computer and the NES bo
ard 
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provided an easy way to cycle through data and record the accurra
cy of the board. 
Two different mappings were burned into EPA.OMS, a resistor and a
 diodes, in order 
to test the board. Figures 5. 7 and 5.8 show the results for each case w
ith a sinusio-
dal input. 
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Conclusion 
This paper has furnished the reader with insight into the solution of b
oth linear 
and nonlinear circuits from both .a classical and a more conven
tional perspective. 
All of the methods were presented with computer simulation in mi
nd to show the ef-
fectiveness of the integral equation approach derived from the
 new modelling 
scheme. 
The Nonlinear Equation Solver (NES) board, unfortunately, didn't provide the 
eight bits of precision within the convergence tinie specified. Onl
y about 3 bits of 
accuracy were obtained. This was mainly due to the convergence
 speed and the 
fact that the comparator would burst into oscillations when the vol
tage at the inputs 
would .get close to one another. 
Another possible way to demonstrate the hardware approach wou
ld be from 
an enhanced software approach. Before any actual DSP would tak
e place, the non-
linear dependent source,](x), could be evaluated point by point and mapped into
 
memory. Once the entire fix) model has been stored off-line in a l
ook-up table, a 
pointer would scan up and down similarly to the successrve appro
ximation loop as 
a closer solution to the transcendental equation is found. 
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